ABSTRACT
INTRODUCTION
In recent days a reversible design is becoming more popular due to its low power consumption. According to R.Landauer [1] , the amount of heat dissipated for every bit of computation information, regardless of its synthesis is KT ln2, where k is the Boltzmann's constant (1.380x10 -23 ) and T is the absolute temperature. C.H. Bennett [2] proves that the heat loss in a circuit can be omitted by designing reversible structure by utilizing reversible gates and without feedback and fan-out concept. Reversible design is based on two concepts: logic reversibility means input and output must be uniquely retrievable from each other and second concept that logic work in backward and in each operation no heat dissipation and satisfies physical reversibility [5, 13, 15] . Therefore, they potentially help to solve at least two problems: overheating and power saving [7, 8, 10, 16] . The reversible logic may be especially important in low power VLSI application.
The compressor has wide application in reducing power during the frame of the partial product design and the different types of addition operations design [4, 14, 15, 21, 22] . The compressor reduces the critical path, architectural complexity and the impact of carry generated from full adder operations. The manuscript is organised with the following sections: Section 2 gives the basic definition of reversible logic and its inverse property. Section 3 shows the basic reversible gate in MOS transistor realization. Section 4 introduces new reversible compressor structure like 4:2 and 5:2 compressor circuits with it discuss parameter. Section 5 gives the comparative analysis table with its existing design. Finally, the manuscript is concluded and references.
BASIC DEFINITIONS RELATED TO REVERSIBLE LOGIC
In this section, we show the fundamentals of reversible logic, which are relevant to this manuscript.
Definition 2.1:
A Reversible gate (denoted by n x n) is an n-input, n-output circuit which generates a unique output vector from each possible input vector [11, 12] .
Definition 2.2 :
A logic gate L is reversible if, for any output y, there is a unique input x such that, L(x)=y If a gate L is reversible, there is an inverse gate L' which maps y to x for which L'(y)=x. It is an n-input n-output logic function in which there is a one-to-one correspondence between the inputs and the outputs means in no information loss. Because of this bijective mapping the input and output vector and can be uniquely determined from the output vector. This prevents the loss of information which is the root cause of power dissipation in irreversible logic circuits [6, 9, 12] . Cascading of reversible and inverse reversible gate is shown in Figure 1 . Table1a. Functionality table of some reversible gates.
RELATED WORKS
In this section, we implemented basic reversible gates like CNOT, TG, F2G, PG, FRG, BJN and URG in MOS transistor by using Gate diffusion input (GDI) technique. This technique reduces the power, delay and area [20] because the reversible logic circuit design that conserve information by one-to-one mapping between input and output logic. 
PROPOSED COMPRESSOR DESIGN
In this section, we design a compact reversible compressor. A compressor reduces the impact of carry (Originated from full adder) of arithmetic frame operations. To construct a compressor we using inventive0 gate for optimizing the compressor circuit. Inventive0 gate is 4x4 type reversible gate ( Figure 3 ). The corresponding truth table (Table 3 ) of inventive0 gate verified that bijective mapping exist between input and output. The hardware complexity and quantum cost of inventive0 gate are 7α+4β+3δ and 10 respectively. 
Some Utility of New Type of Gate
The proposed new gate, a universal gate in the sense it implements all Boolean functions. When set C=D=0, the inventive0 gate simultaneously realised the XOR logic function and the AND logic function as drawn in Fig 4a. Similarly, set C=1 and D=0 the inventive0 gate realised the XNOR logic function and OR logic function as drawn in Fig 4b. The inventive0 gate also work as a reversible full adder and full subtraction logic function, as drawn in Fig. 4c . 
Proposed reversible 4:2 Compressor circuit
In this subsection, we design a 4:2 compressor circuit using inventiv0 gate. This compressor circuit contains 2 gates (2 x inventive0), it requires four inputs (I1, I2, I3, I4) and two outputs (C2, S2) along with a carry-in (Cin) and a carry-out (C1) and two constant inputs. The proposed compressor block diagram and quantum realization as depicted in Figs 6a, b. The quantum cost of this 4:2 compressor circuit is 20, because the QC (4:2 compressor) = 2x QC (Inventive0 gate) = 2x10=20.
Total logical calculation (T) of the compressor circuit is 
Proposed reversible 5:2 Compressor circuit
In this subsection, we design a 5:2 compressor circuit. This design has five primary inputs ( Lemma 1: A reversible n:2 compressor can be realised with (n-2) gates, where n is the input of compressor. Proof: A 4:2 compressor consist of two inventive0 gate. Hence the total number of gates required to construct the 4:2 compressor is NOG (4:2 compressor) = NOG (2x inventive0 gate) = 2 = 1+ (4-3)= 1+ (n-3) Hence the statement holds for the base case n = 4 Assume that, the statement true for n = m, Hence, a reversible m:2 compressor requires at least (m-2) reversible gates.
Lemma 2: A reversible n:2 compressor can be realised with 10(n-3) quantum cost, where n is the input of compressor. Proof: A 4:2 compressor circuit is constructed with one inventive0 gate. Hence the total quantum cost of the 4:2 compressor circuit is QC (4:2 compressor) = QC (2x inventive0 gate) = 10 = 10 (4 -3) Hence the statement hold for the base case n = 4 Assume that, the statement true for n=m, Hence a reversible m:2 compressor can be realized with 10(m-3) quantum cost.
Lemma 3: A reversible n:2 compressor generates at least (2n-4) garbage outputs, where n is the input of compressor. Proof: A 4:2 compressor circuit contains one inventive0 gate. Hence the total garbage outputs produce by 4:2 compressor is at least GO (4:2 compressor) = GO (2x inventive0 gate) = 4= (4 x 2 -4) Hence, the statement holds for the base case n=4 Assume that, the statement true for n=m. Hence, a reversible m:2 compressor produce at least (2n-4) garbage outputs.
Lemma 4: A reversible n:2 compressor can be realised with (n-2) ancilla input, where n is the input of compressor. Proof: A 4:2 compressor consist of two inventive0 gate. Hence the total ancilla input required to construct the 4:2 compressor is CI (4:2 compressor) = CI (2x inventive0 gate) = 2 = 1+ (4-3)= 1+ (n-3) Hence the statement holds for the base case n = 4 Assume that, the statement true for n = m, Hence, a reversible m:2 compressor requires at least (m-2) ancilla input.
PERFORMANCE EVALUATION ANALYSIS
In this section, we have shown performance evaluation analysis with the help of figures and comparative tables. We implement basic reversible gate in MOS transistor count it is depicted in Figure 8 . Table 4 shows that the performance of our 4:2 compressor circuit is better compared to existing designs. 
CONCLUSIONS
In this manuscript there are two main parts; the first part deals with implementing basic reversible gates CNOT, FG, TG, PG, BJN and URG gate in MOS transistor using Gate diffusion input (GDI) technique. The MOS transistor for basic reversible gate are designed by keeping in mind for the minimum MOS transistor count and also reducing the critical path. In addition, it shows a comparative performance table to the realization of the MOS transistor count. However, in the second part, we propose 4:2 compressor and 5:2 compressor circuits using inventive0 gate and also its quantum circuits. These designs are the most effective among all other existing design in terms of gate count, garbage outputs and quantum cost. Since compressor can be used in low power VLSI circuit for reducing the impact of carry (Generated from full adder operation) of arithmetic frame design, This compressor structure will be definitely used in low power circuit, ALU, quantum computers etc.
